WHAT'IS CLAIMED IS

1	1. A method, using a physical layout system, for physically laying out	
2	a microfluidic circuit comprising a plurality of microfluidic components, said method	
3	comprising:	
4	placing a first component of said plurality of microfluidic components,	
5	wherein said plurality of microfluidic components comprise multilayered components;	
6	placing a second component of said plurality of microfluidic components;	
7	and	
8	connecting said first component to said second component.	
9	2. The method of claim 1 wherein a multilayered component includes	
10	a control channel on a control layer and a fluid channel on a fluid layer.	
3 3 11	The method of claim 1 wherein a multilayered component includes	
	3. The method of claim 1 wherein a multilayered component includes	
12 =	an active component.	
5 0 13	4. The method of claim 1 wherein a multilayered component includes	
14	depth information.	
ጋ ከ 15	The mostle of a Calaine 1 subspacing and alternative of mains fluidia	
	5. The method of claim 1 wherein said plurality of microfluidic	
16 1	components comprises structures having elastomeric material.	
	6. The method of claim 1 wherein said connecting includes a design	
18	rule check.	
19	7. The method of claim 1 wherein said connecting uses a passive	
20	component comprising a channel on a single layer.	
21	8. A method, using a computer system, for physically laying out a	
22	microfluidic circuit comprising a plurality of microfluidic components, said method	
23	comprising:	
24	selecting a template;	
25	placing a first component of said plurality of microfluidic components on	
26	said template, wherein said plurality of microfluidic components each have an associated	
27		

	1	placing a second component of said plurality of microfluidic components		
	2	on said template; and		
	3	connecting said first component to said second component.		
	4	9. The method of claim 8 wherein said associated property has at least		
	5	one of physical scaling, physical property, layer assignment, and functional definition.		
	6	10. The method of claim 9 wherein said physical property includes a		
	7	7 physical dimension having depth information.		
	8	11. The method of claim 9 wherein said physical property includes an		
	9	element attribute.		
	10	12. The method of claim 8 wherein said first component comprises an		
	1:1	elastomeric structure.		
	12	13. The method of claim 8 wherein said elastomeric structure is formed		
4 0	13	by bonding together a plurality of layers of elastomer.		
	14	14. The method of claim 8 wherein said elastomeric structure is formed		
Herri megy	15	in part by depositing a photoresist layer on top of an elastomeric layer.		
	16	15. The method of claim 8 wherein each component of said plurality of		
	17	components includes a representative symbol.		
The first of the second	18	16. The method of claim 8 wherein said first component comprises a		
F	19	control channel which moves an associated rigid silicon material, and a fluid channel		
	20	formed from an elastomeric material.		
	21	17. The method of claim 8 wherein said first component functions as a		
	22	NAND gate.		
	23	18. The method of claim 8 wherein said plurality of microfluidic		
	24	components include channels, pumps, valves, chambers, cell sorters, DNA fingerprint		
	25	macros, multiplexers, bridges, pressure oscillators, and layer interconnects.		
	26	19. The method of claim 8 wherein said plurality of microfluidic		
	27	components comprise a structure made from a material selected from the group consisting		
	28	of a flexible material, a rigid material, or a mixture of rigid and flexible materials.		

1	20. The	method of claim 8 wherein said rigid material is a silicon	
2	based material.		
3	21. The	method of claim 8 wherein said flexible material is an	
4	elastomer based material.		
5	22. The	method of claim 8 wherein said first component comprises a	
6		first fluid channel, said second component comprises a second	
7		nd fluid channel, and said connecting comprises connecting	
8	said first fluid channel to said second fluid channel.		
9	23. The	method of claim 22 wherein when said first component is on a	
10	first fluid layer and said second component is on a second fluid layer, said first fluid		
를 11	channel being connected to said second fluid channel by a via.		
M	24. The	method of claim 22 wherein said first control channel is on a	
12 13 13 14	·	fluid channel is on a fluid layer.	
	control layer and said mist	Tiulu Chamici is on a fiulu layer.	
14	25. The	method of claim 24 wherein said control layer is separate from	
<u> </u>	said fluid layer.		
16	26. The	method of claim 22 wherein said first fluid channel is	
5 17	connected to said second f	luid channel by a third fluid channel and wherein when said	
18	first control channel is connected to a third control channel that crosses said third fluid		
19	channel, said third control channel uses an interconnect bridge to cross said third fluid		
20	channel.		
0.1	27 The	mothed of claims 26 whomein soid third fluid channel is reduced	
21		method of claim 26 wherein said third fluid channel is reduced said third control channel crosses said third fluid channel.	
22	in width at and near where	salu tilitu control chamiei crosses salu tilitu fiulu chamiei.	
23	28. The	method of claim 8 wherein said first component comprises a	
24	first control channel and a	first fluid channel, said second component comprises a second	
25	control channel and a seco	and fluid channel, and said connecting comprises connecting	
26	said first control channel to	o said second control channel.	
27	29. The	method of claim 8 wherein said connecting comprises auto-	
		memod of claim o wherein said conficeting comprises auto-	
28	routing.		

1		<i>3</i> 0.	The method of claim 8 wherein said connecting comprises routing.
2		31.	The method of claim 8 wherein said connecting comprises a design
3	rule check.		
4		22	A microfluidia airovit physical layout mathod vaina a computer
. 4	isinsi	32.	A microfluidic circuit physical layout method, using a computer,
5 6	comprising:	calact	ing a template comprising an I/O port;
7			
	placing a microfluidic component on said template, wherein said		
8	microfluidic component comprises a component control channel and a component fluid		
9 10	channel; and connecting said component control channel to said I/O port.		
J 11		33.	The method of claim 32 wherein said microfluidic component
12	includes an elastomeric structure.		
12 13 13 14	. ,	34.	The method of claim 32 wherein said connecting includes using a
[] 14	control channe	el to co	onnect said component control channel to said I/O port.
#			
15 CD 15		35.	The method of claim 32 further comprising:
TU 16	placing another microfluidic component on said template; and		
1 7		conne	ecting said component fluid channel of said microfluidic component
[‡] ≟ 18	to another component fluid channel of said another microfluidic component.		
19		36	A method for physical layout of a microfluidic system, said
20	microfluidic s	ystem	comprising a plurality of microfluidic components, said method
21	comprising:		
22		placin	ng a component of said plurality of microfluidic components on a first
23	layer of a plur	ality o	f layers, said component comprising a first fluid channel and a first
24	control channel;		
25		placin	ng a second fluid channel on a second layer of said plurality of layers;
26	and \		
27		conne	ecting said first fluid channel to said second fluid channel using a via.
28		3 7.	A method for physical layout of a microfluidic system using a
29	computer aide	d desig	gn tool, said microfluidic system comprising a plurality of
30	microfluidic c	ompon	nents, said method comprising:

	2	placing a first symbol representing a first component of said plurality of			
	3	microfluidic components, said first symbol comprising a first fluid channel symbol and a			
	4	first control channel symbol, said first control channel symbol on a different layer of said			
	5	plurality of layers than said first fluid channel symbol;			
	6	placing a second symbol representing a second component of said plurality			
	7	of microfluidic components, said second symbol comprising a second fluid channel			
	8	symbol; and			
	9	· connecting said first fluid channel symbol to said second fluid channel			
	10	symbol.			
	11	38. The method of claim 37 wherein said template comprises an I/O			
	12	port and said first symbol comprises a first control channel symbol, said method further			
	13	comprising connecting said first control channel symbol to said I/O port.			
The state of the state of	1	39. The method of claim 37 wherein said plurality of microfluidic			
	2	components are selected from the group consisting of logic gates, channels, pumps,			
\$	3	valves, oscillators, chambers, and layer interconnects.			
	1	40. The method of claim 37 wherein symbols are connected according			
19 19 19 19 19 19 19 19 19 19 19 19 19 1	2	to preset design rules.			
	1	41. The method of claim 37 wherein said plurality of microfluidic			
	2	components are assigned physical scaling.			
	1	42. The method of claim 37 wherein said plurality of microfluidic			
	2	components are assigned physical properties.			
	1	43. The method of claim 37 wherein said first component is an active			
	2	fluidic component.			
	1	44. The method of claim 37 wherein symbols of components of said			

selecting a template, comprising a plurality of layers;

43

The method of claim 37 wherein symbols of components of said

plurality of microfluidic components are placed automatically based on preset design rule

2

3

1

2

constraints.

45.

plurality of microfluidic components are placed interactively.

46.

47.

53.

54.

1

2

3

1

1

2

3

1

2

rule checks.

physical layout comprises at least one of analyzing dynamic volumetric flow rates in the

physical layout uses a commercially available computer software with the capability to

perform laminar computational fluidic dynamic and coupled physics simulations.

The method of claim 52 wherein physically simulating said

The method of claim 52 wherein physically simulating said

The method of claim 37 wherein symbols of components of said

The method of claim 46 wherein said predetermined design rule

plurality of microfluidic components are placed manually subject to predetermined design

2

3

4	interconnecting and routing channels in the physical layout.
1	55. The method of claim 52 wherein physically simulating said
2	physical layout comprises simulating actuation of dynamic fluid flow in the component
3	using control signals generated by a Boolean based language.
1	56. The method of claim 52 further comprising modifying the physic
2	layout based on results of the physical simulation.
1	57. The method of claim 52 further comprising modifying the design
2	based on results of the physical simulation.
1	58. The method of claim 52 further comprising writing the physical
2	layout to a layout file to be used for manufacturing.
1	59. The method of claim 58 wherein said layout file is in a format
2	selected from the group consisting of Gerber, Postscript, EPS, DXF, GDS II, and HPGI
3	(Hewlett-Packard Graphics Language).
1	A method for device implementation of a microfluidic circuit
2	comprising a plurality of microfluidic components, said method comprising:
3	providing said plurality of microfluidic components on a template to for
4	a physical layout of said microfluidic circuit design;
5	writing said physical layout to a layout file to be used for manufacturing
6	selecting a pattern for a die to be repetitively laid out on a wafer, said die
7	comprising said physical layout; and
8	automatically laying-out-said-pattern on said wafer by using said layout
9	file.
1	61. The method of claim 60 wherein said layout file is in a format
2	selected from the group consisting of Gerber, Postscript, EPS, DXF, GDS II, and HPGI
3	(Hewlett-Packard Graphics Language).
1	62. A microfluidic circuit design method comprising:

components, analyzing component volumes, and analyzing volumetric capacitances of

developing synthesizable computer code for a design;

a functional analysis module for functionally simulating selected

5

5	code for placing a first component of said plurality of microfluidic		
6	components on said template, wherein said plurality of microfluidic components		
7	comprise multilayered components;		
8	code for placing a second component of said plurality of microfluidic		
9	components on said template; and		
10	code for connecting said first component to said second component.		
1	77. The computer program product of claim 76 wherein a microfluidic		
2	component of said microfluidic components comprises a data structure having channel		
3	depth information.		
1	78. A system for analyzing a microfluidic circuit having a plurality of		
2	microfluidic components, comprising:		
3	a physical layout comprising said plurality of microfluidic components,		
4	after placement and routing on a template;		
5	a model library comprising dynamic simulation models for said plurality		
6	of microfluidic components; and		
7	a dynamic microfluidic simulator for simulating said physical layout using		
8	said dynamic simulation models.		
1	79. A computer program product stored in a computer readable		
2	medium for validating a physical layout of a microfluidic circuit design comprising a		
3	plurality of microfluidic components, said computer program product comprising:		
4	code for providing said plurality of microfluidic components on a template		
5	to form said physical layout of said microfluidic circuit design;		
6	code for extracting a netlist information from said physical layout; and		
7	using a dynamic simulation model for each component of said plurality of		
8	microfluidic components on said template and said netlist information, code for		
9	physically simulating said physical layout.		
1	\ 80. A computer program product stored in a computer readable		
2	80. A computer program product stored in a computer readable medium for device implementation of a microfluidic circuit comprising a plurality of		
3	microfluidic components, said computer program product comprising:		
4	code for providing said plurality of microfluidic components on a template		
5	to form a physical layout of said microfluidic circuit design;		

6	code for writing said physical layout to a layout file to be used for
7	manufacturing;
8	code for selecting a pattern for a die to be repetitively laid out on a wafer,
9	said die comprising said physical layout; and
0	code for automatically laying out said pattern on said wafer by using said
1	layout file.